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It is not often that the IT market kings talk to
the III-Vs communities.What makes Intel’s
Summan Datta so intriguing is that he is, as it
were,‘poacher turned gamekeeper’ having com-
pound as his first discipline before joining the
silicon world. His global take is intriguing. and
initially he dealt with aggressive scaling, gate
oxides and success with the 90nm logic node
covering the introduction of epitaxial SiGe SiGe
in the source-drain regions of PMOS transistors
to incorporate significant levels of uniaxial com-
pressive strain into the Si channel and enhance
hole mobility.
Continued gate stack scaling requires alternate
dielectric with higher dielectric constant and
larger physical thickness, and SiO2 is running out
of atoms to scale. Hafnium and zirconium based
high-k dielectrics (HfO2 and ZrO2) emerge as the
most promising candidates for the future, due to
their sufficiently large band offsets, thermody-
namic stability with Si and high frequency
response.
Reviewing results related to the biaxial tensile
strained silicon and biaxial compressive strained
SiGe for NMOS and PMOS applications, respec-
tively, Datta notes that to extend aggressive scal-
ing of the physical gate length of the Si nanoelec-
tronic devices, one needs to mitigate the short
channel effects, in order to reduce the off-state
source to drain leakage current.This can be
achieved by modifying transistor architecture 
to incorporate multiple gates controlling the
channel, versus one gate, as in the non- planar Si
transistor. Intel has demonstrated high perform-
ance non-planar Trigate CMOS transistors with
superior short channel effects over planar bulk 
Si transistors.
Datta then turned to the research interest in
extending the benefits of transistor scaling to the
III-V nanoelectronics and investigating the possi-
bility of incorporating high mobility compound
semiconductors as the device channel material.
N--channel III-V transistors exhibit significantly
superior intrinsic speed (CV/I) for a given 
physical gate length.The III-V devices also show
significantly improved energy-delay product over
their Si counterparts due to the lower supply
voltage (VCC = 0.5 V) of operation and higher
effective mobility.
But, for low-power, high-speed ULSI digital logic
applications, the III-V transistors additionally
need to have high ION/IOFF ratio, to minimise the
stand-by power consumption. Benchmarking
results show that these high mobility narrow
band-gap III-V transistors, despite demonstrating
superior intrinsic gate delay, exhibit a limited ION
/IOFF range, due to Schottky metal gate leakage,
highlighting the urgent need for a high quality
high-k dielectric/metal gate technology for the
III-V nanoelectronic devices.
It is likely the use of a gate dielectric between
the metal gate and the III-V device layers 
will eliminate such Schottky leakage, improve
the ION /IOFF ratio, while keeping device 
performance.
The challenges of incorporating III-V nanoelec-
tronics for ULSI digital logic applications include
continued aggressive scaling of the transistor
physical dimensions, demonstration of a high
quality high-k dielectric interface with III-V semi-
conductor, the improvement of the ION/IOFF
range of the III-V devices, demonstration of high
performance p-channel III-V devices for comple-
mentary logic applications, and, finally, wafer
scale integration of these extremely large lattice
mismatched III-V materials system onto the Si
platform.
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